Job Description
Silicon Engineering Manager (Accenture LLP; Austin, TX): Accenture LLP has multiple openings for the position of Silicon Engineering Manager in Austin, TX, and the job duties are as follows:
+ Contribute to the development of Gate Level Simulation (GLS) TestBench architecture and verification of ASIC design with provided Netlist by developing or enhancing TestBench, running simulation of testcase suites and debugging failures.
+ Drive the definition of TestPlan for RTL design through design specification.
+ Define, develop, and integrate testcases to successfully verify RTL design using SV/UVM/C/Python languages and methodology.
+ Work closely with design and architect engineers to define, develop and integrate required TestBench developments required for the RTL functional verification.
+ Define, develop, and integrate functional coverage in the TestBench following Coverage Driven Verification methodology.
+ Contribute develo...
+ Contribute to the development of Gate Level Simulation (GLS) TestBench architecture and verification of ASIC design with provided Netlist by developing or enhancing TestBench, running simulation of testcase suites and debugging failures.
+ Drive the definition of TestPlan for RTL design through design specification.
+ Define, develop, and integrate testcases to successfully verify RTL design using SV/UVM/C/Python languages and methodology.
+ Work closely with design and architect engineers to define, develop and integrate required TestBench developments required for the RTL functional verification.
+ Define, develop, and integrate functional coverage in the TestBench following Coverage Driven Verification methodology.
+ Contribute develo...
Apply for this Position
Ready to join Accenture? Click the button below to submit your application.
Submit Application