Job Description

Job Description
Position Description:
Design Verification role for IP development team.
B. Tech/M.Tech with 12+ years of relevant experience.
Position is based in Bangalore/Noida, part of Cadence IP Group.-> Preferred location is Bangalore.
Verification role for Serial and Interface Design IPs verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C)
UVM testbench development to build a robust, scalable and efficient testbench to verify the design IPs.
In addition to UVM functional verification, role could involve Formal verification of complex design modules.
In addition to UVM functional verification, role could involve participating in Emulation qualification of design IPs.
Understand design and produce detailed verification strategy and test plan.
Self-starter and learner with passion for getting the job done on time with great quality.
Strong problem solving, analytical and debug skills
Excellent verbal and written commu...

Apply for this Position

Ready to join Cadence? Click the button below to submit your application.

Submit Application