Job Description
Video Codec Algorithm Modeling Engineer - Multimedia Lab
San Jose Regular R&D Job ID: J3AC2
Responsibilities
Team IntroductionOur team is building industry leading, highly efficient and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve ou...
Apply for this Position
Ready to join ByteDance? Click the button below to submit your application.
Submit Application