Job Description

Be among the first 25 applicants.

Role

  • Experience in Verilog, SystemVerilog, UVM
  • Design and develop testplan
  • Develop testcase in UVM/SV, C
  • Willing to work independently to develop driver/monitor code

Design and Verification...

Apply for this Position

Ready to join MAXVY Technologies Pvt Ltd? Click the button below to submit your application.

Submit Application