Job Description
Design Verification Engineer responsible for ensuring functional correctness of ASIC/So C designs.
Key Task: Develop and execute verification plans for complex digital designs.
Methodology: Use UVM/System Verilog to create testbenches, write test cases, and debug failures.
Coverage: Achieve functional and code coverage targets through constrained random and directed testing.
Collaboration: Work with RTL designers to identify and resolve design bugs.
Tools: Leverage industry-standard tools (VCS, Questa, Verdi) for simulation and debug.
Protocols: Verify IP/So C-level designs for common protocols (AXI, APB, PCIe, DDR, etc.).
Automation: Develop scripts (Python/Perl/TCL) to improve verification efficiency.
Documentation: Maintain verification reports and review results with stakeholders.
Compliance: Ensure adherence to project timelines and quality standards.
Interested, please drop your updated CV to
Key Task: Develop and execute verification plans for complex digital designs.
Methodology: Use UVM/System Verilog to create testbenches, write test cases, and debug failures.
Coverage: Achieve functional and code coverage targets through constrained random and directed testing.
Collaboration: Work with RTL designers to identify and resolve design bugs.
Tools: Leverage industry-standard tools (VCS, Questa, Verdi) for simulation and debug.
Protocols: Verify IP/So C-level designs for common protocols (AXI, APB, PCIe, DDR, etc.).
Automation: Develop scripts (Python/Perl/TCL) to improve verification efficiency.
Documentation: Maintain verification reports and review results with stakeholders.
Compliance: Ensure adherence to project timelines and quality standards.
Interested, please drop your updated CV to
Apply for this Position
Ready to join ACL Digital? Click the button below to submit your application.
Submit Application