Job Description

#ACL Digital is Hiring: GPM Subsystem Verification Engineer

Must-have: UVM, System Verilog, IP Verification

Preferred: Power Management IP, Firmware DV, Python/Perl

Full-cycle DV: test plan → tape out

Collaborate with top DV, design & architecture teams


Apply/Refer:


#ACLDigital #HiringNow #DesignVerification #UVM #SystemVerilog

#PowerManagementIP #HyderabadJobs #VLSICareers

Apply for this Position

Ready to join ? Click the button below to submit your application.

Submit Application