Job Description
Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs.
Key Task: Develop and execute verification plans for complex digital designs.
Methodology: Use UVM/System Verilog to create testbenches, write test cases, and debug failures.
...
Key Task: Develop and execute verification plans for complex digital designs.
Methodology: Use UVM/System Verilog to create testbenches, write test cases, and debug failures.
...
Apply for this Position
Ready to join ACL Digital? Click the button below to submit your application.
Submit Application