Job Description
About the Role
Senior technical leadership position responsible for ASIC/RTL design verification, team management, and implementation of verification strategies using advanced tools and methodologies.
Key Responsibilities
- Lead and manage verification team of 10+ members (Must have)
- Develop and implement verification strategies using System Verilog
- Oversee OVM/UVM implementation and verification processes
- Manage simulation environments across multiple platforms
(Synopsys/Mentor Graphics/Cadence) - Drive scripting and automation initiatives
- Lead debugging and analysis of complex digital design issues
- Oversee verification of processor subsystems
- Manage validation suite creation and automation
- Guide silicon bring up and testing processes
- Ensure quality and completeness of verification deliverables
Qualifications & Skills...
Apply for this Position
Ready to join Best NanoTech? Click the button below to submit your application.
Submit Application