Job Description

  • Will be responsible for Designing and Implementing DFT techniques
  • Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/ LogicBIST on complex SOCs to improve testability.
  • Test Modes impleme...

Apply for this Position

Ready to join Confidential? Click the button below to submit your application.

Submit Application