Job Description

DFT - Senior/ Lead Engineer


Job Description

  • Scan insertion.
  • SCAN DRC/ Coverage debug.
  • ATPG Pattern generation.
  • Gate level simulations ( Zero delay/Timing Delay simulations).
  • Worked on JTAG/P1500 protocols.
  • ...

Apply for this Position

Ready to join ACL Digital? Click the button below to submit your application.

Submit Application