Job Description

Requirements:

  • 3 to 6 year experience in DFT feature verification (such as JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing)
  • Strong background in Verilog, SystemVerilog (SV), SVA, UVM verification methodologies and C++
  • Strong debug skills and experience ...

Apply for this Position

Ready to join ACL Digital? Click the button below to submit your application.

Submit Application