Job Description

Responsibilities:

  • Verify Hardware/ASIC designs using UVM/SystemVerilog or Verilog language

  • Design and implement verification environment and components

  • Define and implement testcases

  • Perform block-level and sys...

Apply for this Position

Ready to join SMARTFOX DATA SOLUTIONS, INC.? Click the button below to submit your application.

Submit Application