Job Description
Minimum Qualification:- Bachelor's/ Master's degree in Electrical Engineering or Computer Science, or equivalent practical experience.
- 3-10 years of experience with formal verification ASIC design.
- Experience writing formal properties using System Verilog Assertions (SVA).
- Experience ...
- 3-10 years of experience with formal verification ASIC design.
- Experience writing formal properties using System Verilog Assertions (SVA).
- Experience ...
Apply for this Position
Ready to join MediaTek? Click the button below to submit your application.
Submit Application