Job Description





Must Have Skills

Skill 1 - Strong understanding of FPGA design principles and architectures

Skill 2 Proficiency in System Verilog and UVM verification methodology

Skill 3 Experience in FPGA verification





Good To have Skills

Skill 1 Experience with scripting languages (e.g., Python, Perl).







Mandatory if Applicable

Domain Experience (If any) FPGA Verification

Must have Certifications NA

Prior UST experience NA

Location Mountain View, CA

Onsite Requirement Yes

Number of days onsite 5 Days

Apply for this Position

Ready to join Apolis? Click the button below to submit your application.

Submit Application