Job Description

We’re Hiring – Lead Design Verification Engineer @ Eximietas Design!


Position: Lead Design Verification Engineer

Experience: 7+ Years

Locations: Bangalore / Ahmedabad / Pune / Hyderabad


Key Skills:

  • Proven experience in Design Verification using SystemVerilog and UVM
  • Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe, SATA, etc.


Key Responsibilities & Requirements:

  • Solid understanding of design concepts and ASIC flow
  • Experience in IP, Subsystem, and SoC verification
  • Excellent SystemVerilog/UVM coding and debugging skills
  • Hands-on experience with RAL (Register Abstraction Layer) and

Apply for this Position

Ready to join Eximietas Design? Click the button below to submit your application.

Submit Application