Hybrid Design Verification Engineer (UVM/SystemVerilog)

A leading semiconductor manufacturer is seeking a Design Verification Engineer in Vancouver. This role requires expertise in digital design and verification, including duties such as writing test plans, developing testbenches using SystemVerilog/UVM, and providing technical leadership. Candidates sh...