Hybrid IP Verification Engineer – SystemVerilog & UVM

A leading technology firm is seeking an IP Design Verification Engineer in Guadalajara, Mexico. This role involves developing verification environments, creating test plans, and collaborating with cross-functional teams to ensure design reliability. Candidates should have a Bachelor’s degree in a re...