Job Description

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
  • Verify Logic ...

Apply for this Position

Ready to join Uni Connect? Click the button below to submit your application.

Submit Application