Job Description
Responsibilities
4+ years experience in semiconductor industry
Hands-on experience with System Verilog as High-level Verification Language and UVM implementation.
Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level.
Clear understanding of ASIC design flow
Solid analytical, synthesis and problem solving skills
4+ years experience in semiconductor industry
Hands-on experience with System Verilog as High-level Verification Language and UVM implementation.
Debugging digital simulation in both RTL and gate-level netlist, isolating issues in both module and system level.
Clear understanding of ASIC design flow
Solid analytical, synthesis and problem solving skills
Apply for this Position
Ready to join BITSILICA? Click the button below to submit your application.
Submit Application