Job Description

Description

:
  • Perform the digital design of SoC IPs from high-level architecture to synthesis according to customer technical needs;
  • Create micro-architecture specification;
  • Develop RTL and SystemC;
  • Define functional constraints and synthesize the RTL to guarantee that the design met the power, performance and area requirements;
  • Support the verification and validation teams, participating in the test plan definition, coverage analysis and features debug;
  • Support the physical design team to ensure that the constraints are correct and that the design is feasible to be physically implemented;
  • Provide mentorship for less experienced team members.

    • Requirements:

  • Complete Bachelor’s degree in Computer/Electrical Engineering or related areas;
  • Strong knowledge of digital design and semiconductor fundamentals;
  • Ability to design digital IPs autonomously ensuring that the IPs are delivered ...

    • Apply for this Position

    Ready to join Cadence Design Systems, Inc.? Click the button below to submit your application.

    Submit Application