Job Description
Hi,
We have an opening for FPGA Design engineer role - Bangalore
REQUIRED:
EXP: 5 to 12 years
Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development
Experience with AMD Vivado & Vitis SD...
We have an opening for FPGA Design engineer role - Bangalore
REQUIRED:
EXP: 5 to 12 years
Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development
Experience with AMD Vivado & Vitis SD...
Apply for this Position
Ready to join UST? Click the button below to submit your application.
Submit Application