Job Description

Senior Emulation Engineer

Location: Bengaluru, India

Experience: 5–10 Years


Role Overview

We are looking for a Senior Emulation Engineer to drive SoC/IP-level emulation activities for complex semiconductor designs. The ideal candidate will have strong hands-on experience with hardware emulation platforms, pre-silicon validation, and close collaboration with RTL, verification, and software teams to enable early software bring-up and silicon success.

Key Responsibilities

  • Lead SoC/IP emulation bring-up, execution, and debug on industry-standard emulation platforms.
  • Develop, integrate, and debug RTL designs in emulation environments.
  • Enable early software validation, firmware bring-up, and OS boot on emulators.
  • Drive pre-silicon validation use-cases including power, performance, boot, and IO testing.
  • Collaborate closely with RTL design, DV, firmware, and system teams to identify and resolve issues.
  • Develop and maintain emulation testbenches, transactors, and automation flows.
  • Optimize emulator performance and capacity utilization.
  • Support post-silicon correlation and debug by reproducing silicon issues on emulation platforms.
  • Mentor junior engineers and contribute to emulation methodology improvements.

Required Skills & Qualifications

  • 5–10 years of hands-on experience in SoC/IP Emulation or Pre-Silicon Validation.
  • Strong expertise in SystemVerilog, Verilog, and RTL debugging.
  • Experience with industry emulation platforms such as Cadence Palladium or Synopsys ZeBu.
  • Solid understanding of SoC architectures, interconnects, memory subsystems, and boot flows.
  • Experience in firmware / bare-metal / OS bring-up using emulation.
  • Proficiency in scripting languages such as Python, Perl, or TCL.
  • Familiarity with UVM-based verification environments.
  • Strong debug skills and structured problem-solving approach.

Good to Have

  • Experience with ARM-based SoCs and embedded software stacks.
  • Knowledge of PCIe, USB, Ethernet, DDR, UART, I2C, SPI interfaces.
  • Exposure to FPGA prototyping is a plus.
  • Experience with performance modeling and power-aware validation.
  • Prior experience in post-silicon validation correlation.

Why Join Us?

  • Work on cutting-edge SoC platforms at advanced process nodes.
  • Opportunity to influence early silicon success.
  • Collaborative, high-impact engineering culture.
  • Strong career growth and learning opportunities.

About Us:

Silicon Patterns is a specialized engineering services company with deep expertise in pre-silicon and post-silicon design and verification. We deliver end-to-end semiconductor and embedded system solutions covering RTL Design, SystemC Modeling, Emulation, Design Verification (DV), Physical Design (PD), Design for Testability (DFT), and Pre- & Post-silicon Validation — helping clients achieve faster, more reliable product development. Headquartered in Hyderabad, with offices in Bangalore and Raipur, and supported by our skilled engineering teams in Malaysia, we serve global clients through flexible engagement models like Time & Materials (T&M), Offshore Development Centers (ODC), Subcontracting, and Build-Operate-Transfer (BOT). Our expertise spans VLSI and Embedded Systems, with a strong focus on Wireless, IoT, and Automotive domains. We also work on advanced technologies including HBM3/3E workloads, AI/ML, GenAI/LLMs, and edge computing. At Silicon Patterns, we’re committed not only to technical excellence but also to maintaining a strong work-life balance for our teams because great engineering starts with well-supported people.

Website

https://www.Siliconpatterns.Com

Apply for this Position

Ready to join ? Click the button below to submit your application.

Submit Application