Job Description

Principal Physical Design Engineer – SoC Middle‑End (RTL2NETLIST)

Responsibilities

  • Perform design synthesis with Synopsys/Cadence toolset, with full knowledge and understanding of functional constraints
  • Create timing constraints for functional, DFT modes for syn...

Apply for this Position

Ready to join MaxLinear? Click the button below to submit your application.

Submit Application