RTL FPGA Engineer: Verilog, SoC Debug & HW Bring-Up

A technology firm in Malaysia is seeking a candidate for a role focusing on FPGA and RTL design. The role includes collaborating across teams, assisting with technical requirements, and debugging platforms. Candidates should have at least 2 years of experience in RTL design with skills in Verilog or System Verilog, as well as familiarity with FPGA debugging. Strong communication and problem-solving abilities are essential for success in this position.
#J-18808-Ljbffr