Job Description
Senior Design Verification Engineer – Hyderabad
Location: Hyderabad, India
Experience: 6+ years
Domain Expertise: PCIe Gen5/6
About the Role
We are seeking a Senior Design Verification Engineer to join our high-performance So C/CPU team in Hyderabad. This role is ideal for engineers with deep expertise in PCIe Gen5/6 verification and a passion for building robust, scalable verification environments for next-generation semiconductor designs.
Key Responsibilities
Lead verification planning, environment development, and test execution for PCIe Gen5/6 protocols.
Develop and maintain UVM-based testbenches for complex So C subsystems.
Drive coverage-driven verification and ensure closure of functional, code, and assertion coverage.
Collaborate with architects, RTL designers, and validation teams to define verification strategies.
Debug complex issues across simulation, emulation, and silicon bring-up phases.
Mentor junior engineers and contribute to best practices in verification methodology.
Required Skills & Experience
6+ years of hands-on experience in Design Verification.
Strong expertise in PCIe Gen5/6 protocol verification.
Proficiency in System Verilog, UVM, Assertions, and Coverage methodologies.
Experience with simulation tools (Synopsys VCS, Cadence Xcelium, Mentor Questa).
Solid understanding of So C architecture, bus protocols (AXI, AHB), and memory subsystems.
Strong problem-solving, debugging, and analytical skills.
Excellent communication and collaboration abilities.
Why Join Us?
Work on cutting-edge So C designs powering next-gen applications.
Collaborate with world-class engineering teams across multiple locations.
Opportunity to lead verification efforts and grow into technical leadership roles.
Competitive compensation and a culture that values innovation and impact.
Company Description
Silicon Patterns is a specialized engineering services company with expertise in pre-silicon and post-silicon design and verification. Headquartered in Hyderabad,
with offices in Bangalore, Raipur, and support teams in Malaysia, we cater to global clients in Wireless, Io T, and Automotive domains. Our solutions cover RTL Design,
System C Modeling, Emulation, Design Verification, and Pre- & Post-silicon Validation. We leverage cutting-edge technologies, including AI/ML, Gen AI/LLMs,
HBM3/3 E workloads, and edge computing, to drive innovation and efficiency. At Silicon Patterns, we value technical excellence and support a healthy work-life balance for our team members.
Location: Hyderabad, India
Experience: 6+ years
Domain Expertise: PCIe Gen5/6
About the Role
We are seeking a Senior Design Verification Engineer to join our high-performance So C/CPU team in Hyderabad. This role is ideal for engineers with deep expertise in PCIe Gen5/6 verification and a passion for building robust, scalable verification environments for next-generation semiconductor designs.
Key Responsibilities
Lead verification planning, environment development, and test execution for PCIe Gen5/6 protocols.
Develop and maintain UVM-based testbenches for complex So C subsystems.
Drive coverage-driven verification and ensure closure of functional, code, and assertion coverage.
Collaborate with architects, RTL designers, and validation teams to define verification strategies.
Debug complex issues across simulation, emulation, and silicon bring-up phases.
Mentor junior engineers and contribute to best practices in verification methodology.
Required Skills & Experience
6+ years of hands-on experience in Design Verification.
Strong expertise in PCIe Gen5/6 protocol verification.
Proficiency in System Verilog, UVM, Assertions, and Coverage methodologies.
Experience with simulation tools (Synopsys VCS, Cadence Xcelium, Mentor Questa).
Solid understanding of So C architecture, bus protocols (AXI, AHB), and memory subsystems.
Strong problem-solving, debugging, and analytical skills.
Excellent communication and collaboration abilities.
Why Join Us?
Work on cutting-edge So C designs powering next-gen applications.
Collaborate with world-class engineering teams across multiple locations.
Opportunity to lead verification efforts and grow into technical leadership roles.
Competitive compensation and a culture that values innovation and impact.
Company Description
Silicon Patterns is a specialized engineering services company with expertise in pre-silicon and post-silicon design and verification. Headquartered in Hyderabad,
with offices in Bangalore, Raipur, and support teams in Malaysia, we cater to global clients in Wireless, Io T, and Automotive domains. Our solutions cover RTL Design,
System C Modeling, Emulation, Design Verification, and Pre- & Post-silicon Validation. We leverage cutting-edge technologies, including AI/ML, Gen AI/LLMs,
HBM3/3 E workloads, and edge computing, to drive innovation and efficiency. At Silicon Patterns, we value technical excellence and support a healthy work-life balance for our team members.
Apply for this Position
Ready to join ? Click the button below to submit your application.
Submit Application