Senior Design Verification Engineer - SystemVerilog/UVM Expert

A global semiconductor leader is seeking a Senior Design Verification Engineer in Valencia, Spain. This role involves defining and executing verification strategies, developing and debugging tests using System Verilog and UVM, and collaborating with cross-functional teams to ensure high design quali...