Job Description

Lead/Staff Engineer – DFTSummary Work on state-of-the-art SOCs at cutting edge FinFET technology nodes for various customers.This position is for a senior-level Design /for Test (DFT) engineer who will.Work on DFT implementation of a complex SoCsWork hands-on on critical tasks of DFT implementation.Own the DFT implementation flows, methodologies, and execution of SoCs. Experience:Experience in all phases of the DFT pre and post-Si for large SoCsImplement DFT of SoC/Full-chip-level and/or high-speed cores/blocksExperience in high-speed, low-power, mixed-signal SoC’s is a plusPreferably worked on 5nm/7nm/12nm/14nm/16nm nodes at the major foundriesExperience in developing DFT architecture, Test-plan, implementation methodologiesExperience in scan insertion, memory-BIST, JTAG/IJTAG, CTL, IEEE 1149.1/1500 wrappers, BSCAN, Compression, ATPG, Simulations, post-Si testing/debugExperience in manual test-point insertion, improve coverage targets, high-compressionExperience in hierarchical ATP...

Apply for this Position

Ready to join Eteros Technologies? Click the button below to submit your application.

Submit Application