Job Description
Lead/Staff Engineer – DFTSummary Work on state-of-the-art SOCs at cutting edge Fin FET technology nodes for various customers. This position is for a senior-level Design /for Test (DFT) engineer who will. Work on DFT implementation of a complex So Cs Work hands-on on critical tasks of DFT implementation. Own the DFT implementation flows, methodologies, and execution of So Cs. Experience: Experience in all phases of the DFT pre and post-Si for large So Cs Implement DFT of So C/Full-chip-level and/or high-speed cores/blocks Experience in high-speed, low-power, mixed-signal So C’s is a plus Preferably worked on 5nm/7nm/12nm/14nm/16nm nodes at the major foundries Experience in developing DFT architecture, Test-plan, implementation methodologies Experience in scan insertion, memory-BIST, JTAG/IJTAG, CTL, IEEE 1149.1/1500 wrappers, BSCAN, Compression, ATPG, Simulations, post-Si testing/debug Experience in manual test-point insertion, improve coverage targets, high-compression Experience in h...
Apply for this Position
Ready to join Eteros Technologies? Click the button below to submit your application.
Submit Application