Job Description

A leading technology company in Penang, Malaysia, is seeking a Design for Test (DFT) Engineer with over 4 years of experience in complex ASIC/SoC architectures. The role includes responsibilities such as performing scan insertion and ATPG pattern generation using Siemens Tessent toolsets. Candidates should have expertise in scan, JTAG, and fault simulation, along with strong analytical skills. This position offers an opportunity to work in a dynamic environment focused on innovation.
#J-18808-Ljbffr

Apply for this Position

Ready to join Technopals? Click the button below to submit your application.

Submit Application