Job Description
A leading semiconductor company in Duluth, Georgia, is seeking an experienced engineer to propose and design RTL in Verilog for integrated circuits. The ideal candidate will have over 12 years of ASIC design experience, proficiency in Verilog, and a deep understanding of the IC design flow. Responsibilities include overseeing digital backend design and mentoring junior engineers. A hybrid work model is offered for this position.
#J-18808-Ljbffr
#J-18808-Ljbffr
Apply for this Position
Ready to join Renesas Electronics? Click the button below to submit your application.
Submit Application