Job Description
LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned.
8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification
8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVer...
Apply for this Position
Ready to join L&T Technology Services? Click the button below to submit your application.
Submit Application