Job Description
JD:
Exp: 8+ Years
Location: Bangalore
“What you will do
We are looking for someone to strengthen the ASIC Top level team with respect to GLS.
We are currently developing two main dies to be instantiated in various configurations in different ASICs.
One die consists of a huge number of DSPs and even more accelerator IPs for different type of computing. The same die also a common memory used by all DSPs and accelerators IPs.
Role in the Team
When working with GLS you will be involved in
- Tailor the System Verilog/UVM testbench to support GLS
- Verify power-up and reset sequence
- System initialization
- Verifying DFX structures added after synthesis.
- Verify all interfaces that are used for the silicon bring-up
Skills you bring
Skills you must possess:
- Experience of GLS of large ASIC designs, zero delay as well as with annotated SDF.
- Experience X-propagation debug.
- Solid RTL and netlist debugging skills in System Verilog or VH...
Exp: 8+ Years
Location: Bangalore
“What you will do
We are looking for someone to strengthen the ASIC Top level team with respect to GLS.
We are currently developing two main dies to be instantiated in various configurations in different ASICs.
One die consists of a huge number of DSPs and even more accelerator IPs for different type of computing. The same die also a common memory used by all DSPs and accelerators IPs.
Role in the Team
When working with GLS you will be involved in
- Tailor the System Verilog/UVM testbench to support GLS
- Verify power-up and reset sequence
- System initialization
- Verifying DFX structures added after synthesis.
- Verify all interfaces that are used for the silicon bring-up
Skills you bring
Skills you must possess:
- Experience of GLS of large ASIC designs, zero delay as well as with annotated SDF.
- Experience X-propagation debug.
- Solid RTL and netlist debugging skills in System Verilog or VH...
Apply for this Position
Ready to join ACL Digital? Click the button below to submit your application.
Submit Application