Job Description
We are looking for a Senior Engineer to join our Post‑Silicon Engineering team. In this role, you'll develop ATE test solutions and characterize high‑speed I/O (HSIO) interfaces for advanced SoCs. You'll work on SERDES‑based PHYs, help define test methodologies, and drive first‑silicon debug on cutting‑edge technologies.
This position is hands‑on and highly collaborative, involving cross‑functional work with design, systems, process, and product engineering teams around the world.
What You'll Do
Develop manufacturing test solutions for HSIO/SERDES PHYs (PCIe, USB3, UFS, DP, MIPI DSI/CSI, etc.) on ATE platforms.
Create test and characterization plans, including DFT requirements and test hardware needs.
Write and debug ATE programs, routines, and automation to execute test plans.
Lead first‑silicon bring‑up, electrical characterization, and debug across multiple operating corners.
Analyze parametric data, test results, and high‑volume yield trends to drive improvemen...
This position is hands‑on and highly collaborative, involving cross‑functional work with design, systems, process, and product engineering teams around the world.
What You'll Do
Develop manufacturing test solutions for HSIO/SERDES PHYs (PCIe, USB3, UFS, DP, MIPI DSI/CSI, etc.) on ATE platforms.
Create test and characterization plans, including DFT requirements and test hardware needs.
Write and debug ATE programs, routines, and automation to execute test plans.
Lead first‑silicon bring‑up, electrical characterization, and debug across multiple operating corners.
Analyze parametric data, test results, and high‑volume yield trends to drive improvemen...
Apply for this Position
Ready to join NAPS Careers? Click the button below to submit your application.
Submit Application