Job Description

Responsibilities

  • Responsible for timing closure and signoff of FPGA/SoC and subsystem timing.
  • Involved in static timing analysis, providing and deriving interface timing constraints to partitions, and performing final timing signoff.
  • Works closely with the desig...

Apply for this Position

Ready to join Altera? Click the button below to submit your application.

Submit Application