Job Description

A technology firm in Barcelona seeks a Senior Verification Engineer to develop and maintain UVM-based verification environments for complex digital designs. The role requires a Master's degree or PhD and 8+ years of experience in the industry, with strong proficiency in SystemVerilog and UVM. This permanent, full-time onsite position offers a supportive environment, flexible hours, and various benefits including a relocation package and learning opportunities.
#J-18808-Ljbffr

Apply for this Position

Ready to join Autsorsa | HR & BPO Solutions? Click the button below to submit your application.

Submit Application