Job Description

Responsibilities

  • Verilog RTL design in order to integrate different IPs together such as PCIe IP with vendor PHY module
  • Verifying the IP integration with dedicated simulation environment
  • Development and support test cases of different verification envir...

    • Apply for this Position

    Ready to join Rambus? Click the button below to submit your application.

    Submit Application