Job Description
Description
:Work with ASIC Design Verification flow.
Daily activities related with Simulation DV, Emulation, Post Silicion Bringup Validation.
Requirements:
Complete Bachelor's degree in Electrical Engineering, Computer Science or related areas.
Strong expertise in building test-benches using: System-Verilog, UVM, C/C++
Strong digital logic fundamentals and understanding
Experience in functional coverage/code coverage/assertions (SVA) development and closure
Strong debug skills
Should have gone through complete lifecycle of ASIC productization
Experience in using emulation or post silicon desirable but not mandatory
Proficient in scripting/automation using any standard scripting language like Perl / Python etc.
Excellent verbal and written communication skills and a good team player
<...
Apply for this Position
Ready to join Cadence Design Systems, Inc.? Click the button below to submit your application.
Submit Application