Job Description
12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise...
Apply for this Position
Ready to join Cadence System Design and Analysis? Click the button below to submit your application.
Submit Application