Job Description


Job Description

About the Role

The position involves design verification of next generation IP's /SoC's with emphasis on verifying and signing off performance and power along with functionality by developing the needed RNM models . This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS . Candidate will require close interactions with Design, SoC , Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification.


Responsibilities

  • :To work in AMS Verification domain with relevant experience in mixed signal SOCs or subsystems/IPs
  • .Leading a project for AMS requirements is a value add
  • .Proficiency in AMS simulation environmen...

Apply for this Position

Ready to join Silicon Labs? Click the button below to submit your application.

Submit Application